

**EL 169835501**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

**APPLICATION FOR LETTERS PATENT**

\* \* \* \* \*

**CAPACITOR CONSTRUCTIONS, DRAM  
CONSTRUCTIONS, SEMICONDUCTIVE  
MATERIAL ASSEMBLIES, ETCHING  
PROCESSES, AND METHODS OF FORMING  
CAPACITORS AND DRAMS**


\* \* \* \* \*

**INVENTORS**

**John T. Moore  
Guy T. Blalock  
Scott Jeffrey DeBoer**

**ATTORNEY'S DOCKET NO. MI22-889**

1           Capacitor Constructions, DRAM Constructions, Semiconductive  
2           Material Assemblies, Etching Processes, And Methods of Forming  
3           Capacitors And DRAMs

4           

5           **TECHNICAL FIELD**

6           The invention pertains to etching processes and semiconductive  
7           material assemblies, and has particular application to capacitors and  
8           DRAMs, as well as to methods of forming capacitors and DRAMs.

9           **BACKGROUND OF THE INVENTION**

10          Modern semiconductor device fabrication processes frequently  
11          utilize selective etching conditions during fabrication of semiconductor  
12          devices. Selective etching conditions will etch one material more rapidly  
13          than another. The material that is etched most rapidly can be referred  
14          to as a sacrificial material, and that which is etched less rapidly can be  
15          referred to as a protective (or etch stop) material. Selective etching  
16          can be utilized in, for example, processes in which it is desired to  
17          protect a portion of a semiconductive wafer from etching conditions  
18          while etching through another portion of the wafer. Example selective  
19          etching conditions are dry etch conditions selective for etching silicon  
20          oxide relative to silicon nitride. Such example selective etching  
21          conditions are described in U.S. Patent No. 5,286,344, which is hereby  
22          incorporated by reference.

23          Many selective etching methods currently practiced generally have  
            selectivities of about 10:1 or less. In other words, the etch conditions

1 will selectively etch a first (sacrificial) material at a rate that is less  
2 than or equal to about twice as fast as that at which a second  
3 (protective) material is etched. At selectivities of 10:1 or less, there is  
4 a constant risk that the protective material will be etched entirely away  
5 during the etching of the sacrificial material. Accordingly, it would be  
6 desirable to develop alternative methods of selective etching having  
7 selectivities of greater than 10:1.

8 A possible mechanism by which selectivity can occur is through  
9 selective polymer formation on the protective material during etching of  
10 it and the sacrificial material. For instance, etching of silicon oxide  
11 and silicon nitride under conditions such as those described in U.S.  
12 Patent No. 5,286,344 may create a carbonaceous polymer on the silicon  
13 nitride which protects the silicon nitride during etching of the silicon  
14 oxide. The carbon contained in the carbonaceous polymer can originate  
15 from, for example, etchant materials (either gas, liquid or plasma  
16 materials), such as, for example, the  $\text{CH}_2\text{F}_2$  and  $\text{CHF}_3$  described in U.S.  
17 Patent No. 5,286,344. When silicon oxide, such as BPSG is selectively  
18 etched relative to silicon nitride, the carbon will frequently originate at  
19 least in part from etching of the BPSG. Thus, less selectivity is  
20 obtained when less BPSG is etched relative to an amount of silicon  
21 nitride exposed to the etching conditions. Accordingly, thin layers of  
22 BPSG can be more difficult to etch than thicker layers. Many selective  
23 etching methods are non-effective for selectively etching BPSG relative

1 to silicon nitride when the BPSG layers have thicknesses of less than  
2 or equal to about 1.3 microns.

3 An exemplary application of selective etching is a dynamic random  
4 access memory (DRAM) forming process. Referring to Fig. 1, a DRAM  
5 construction is illustrated with respect to a semiconductive wafer  
6 fragment 10. Wafer fragment 10 comprises a substrate 12.  
7 Substrate 12 can be, for example, a monocrystalline wafer lightly doped  
8 with a p-type background dopant. To aid in interpretation of the  
9 claims that follow, the term "semiconductive substrate" is defined to  
10 mean any construction comprising semiconductive material, including, but  
11 not limited to, bulk semiconductive materials such as a semiconductive  
12 wafer (either alone or in assemblies comprising other materials thereon),  
13 and semiconductive material layers (either alone or in assemblies  
14 comprising other materials). The term "substrate" refers to any  
15 supporting structure, including, but not limited to, the semiconductive  
16 substrates described above.

17 Field oxide regions 15 overlie substrate 12, and node locations 14,  
18 16, and 18 are between the field oxide regions. The node locations  
19 contain diffusion regions conductively doped with a conductivity-  
20 enhancing dopant.

21 Wordlines 20 and 22 overlie over substrate 12. Wordlines 20  
22 and 22 comprise a gate oxide layer 24 and a conductive layer 26. Gate  
23 oxide layer 24 can comprise, for example, silicon dioxide. Conductive

1 layer 26 can comprise, for example, conductively doped polysilicon  
2 capped with a metal silicide, such as, for example, tungsten silicide or  
3 titanium silicide. Wordlines 20 and 22 have opposing sidewall edges,  
4 and sidewall spacers 28 and 30 extend along such sidewall edges. An  
5 etch stop layer 32 extends over wordlines 20 and 22. Etch stop  
6 layer 32 can comprise, for example, silicon nitride. Although not  
7 shown, an insulative layer may be placed between etch stop layer 32  
8 and conductive layer 26. Such insulative layer can comprise, for  
9 example, silicon oxide or silicon nitride.

10 An insulative layer 34 is provided over substrate 12 and over  
11 wordlines 20 and 22. Insulative layer 34 can comprise, for example,  
12 borophosphosilicate glass (BPSG).

13 Capacitor constructions 36 and 38 extend through insulative  
14 layer 34 to contact node locations 14 and 18, respectively. Capacitor  
15 constructions 36 and 38 comprise a storage node (first electrode) 40, a  
16 dielectric layer 42, and a second electrode 44. Storage node 40 and  
17 second electrode 44 can comprise, for example, conductively doped  
18 silicon such as conductively doped polysilicon. Dielectric layer 42 can  
19 comprise, for example, silicon dioxide and/or silicon nitride. Although  
20 all of layers 40, 42 and 44 are shown extending within openings in  
21 layer 34, it is noted that other capacitor constructions are known  
22 wherein some or none of the storage node, dielectric, and second  
23 electrode layers extend within an opening.

1 A bit line contact 46 also extends through insulative layer 34, and  
2 contacts node location 16. Bit line contact 46 is in gated electrical  
3 connection with capacitor construction 36 through wordline 20, and in  
4 gated electrical connection with capacitor 38 through wordline 22. Bit  
5 line contact 46 can comprise, for example, tungsten, titanium, and/or  
6 titanium nitride. Although not shown, a diffusion barrier layer, such as,  
7 for example, titanium nitride, can be formed between bit line contact 46  
8 and the diffusion region of node location 16.

9 A second insulative layer 48 extends over capacitor  
10 constructions 36 and 38, and electrically isolates second electrodes 44  
11 from bit line contact 46. Second insulative layer 48 can comprise the  
12 same material as first insulative layer 34. Second insulative layer 48  
13 can comprise, for example, silicon dioxide, BPSG, or silicon nitride.

14 A bit line 50 extends over second insulative layer 48 and in  
15 electrical connection with bit line contact 46. Accordingly, bit line  
16 contact 46 electrically connects bit line 50 to node location 16. Bit  
17 line 50 can comprise, for example, aluminum, copper, or an alloy of  
18 aluminum and copper.

19 A method of forming the DRAM construction of Fig. 1 is  
20 described with reference to Figs. 2-3. Fig. 2 illustrates semiconductive  
21 wafer fragment 10 at a preliminary processing step. Etch stop layer 32  
22 extends over wordlines 20 and 22, and over node locations 14, 16  
23 and 18. Insulative layer 34 extends over etch stop layer 32, and a

1 patterned photoresist masking layer 60 is provided over insulative  
2 layer 34. Patterned photoresist layer 60 defines an opening 62 which  
3 is to be extended to node location 16 for ultimate formation of bit line  
4 contact 46 therein.

5 Referring to Fig. 3, opening 62 is extended to etch stop layer 32.  
6 The etch utilized to extend opening 62 is preferably selective for the  
7 material of layer 34 relative to that of layer 32. For instance, if  
8 layer 34 comprises BPSG and layer 32 comprises nitride, the etch can  
9 utilize a fluorocarbon material such as one or more of the materials  
10 disclosed in patent 5,286,344.

11 After selectively etching to layer 32, subsequent anisotropic etching  
12 of layer 32 can occur to extend opening 62 to node location 16. Such  
13 extended opening can be described to as a "self-aligned contact  
14 opening", referring to the fact that the opening is aligned with sidewall  
15 edges of wordlines 20 and 22.

16 After opening 62 is extended to node location 16, photoresist  
17 layer 60 (Fig. 2) can be removed, and subsequent processing utilized for  
18 forming bit line contact 46 within opening 62. Also, similar etching  
19 described above for formation of bit line contact opening 62 can be  
20 utilized to form openings to node locations 14 and 18 for formation of  
21 capacitor constructions 36 and 38, respectively, therein. In the shown  
22 fabrication process, bit line contact opening 62 is formed prior to  
23 forming openings for capacitor constructions 36 to 38. However, other

1 fabrication processes are known wherein openings for the capacitor  
2 constructions are formed either before, or simultaneously with, formation  
3 of the opening for the bit line contact.

4 Fig. 3 illustrates an idealized selective etch, wherein the etch stops  
5 substantially entirely upon reaching etch stop layer 32. However, as  
6 discussed above, prior art etching processes are typically only about two  
7 times more selective for sacrificial materials (the material of layer 34)  
8 than for protective materials (the material of layer 32). Accordingly,  
9 the selective etches do not generally stop substantially entirely upon  
10 reaching etch stop layer 32, but rather continue at a slower rate upon  
11 reaching layer 32.

12 Fig. 4 illustrates a prior art problem which can occur as a result  
13 of the continued etching of layer 32. Specifically, layer 32 can become  
14 thinned to an extent that one or both of sidewalls 28 and 30 are  
15 exposed to the etching conditions. Such exposure can lead to etching  
16 through the sidewall spacers to expose conductive material 26. In a  
17 particularly bad scenario, conductive layer 26 is then shorted to bit line  
18 contact 46 when the conductive material of bit line contact 46 is formed  
19 within opening 62. Also, the thinning of etch stop layer 32 can lead  
20 to unpredictability during a subsequent etch of layer 32 to expose node  
21 location 16. Specifically, it is unknown how long to continue a  
22 subsequent etch. If the etch continues for too long the etch can  
23



1 undesirably penetrate into substrate 12, and possibly through the  
2 diffusion region at node location 16.

3 For the above-discussed reasons, it is desired to develop  
4 alternative methods for selectively etching materials wherein the  
5 selectivity of an etch for a given material is improved.  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23

## SUMMARY OF THE INVENTION

In one aspect, the invention encompasses an etching process. A first material is provided over a substrate. The first material comprises from about 2% to about 20% carbon (by weight). A second material is provided over the first material. The second material is etched at a faster rate than the first material.

In another aspect, the invention encompasses a capacitor forming method. A wordline is formed over a substrate and has a sidewall. An insulative spacer is formed along the sidewall. A node is defined proximate the wordline. An etch stop layer is formed over the wordline and over the insulative spacer. At least one of the etch stop layer and the insulative spacer comprises carbon. An insulative layer is formed over the etch stop layer. The insulative layer is etched to form an opening through the insulative layer and to the etch stop layer. A capacitor construction is formed. The capacitor construction comprises a storage node, dielectric layer and a second electrode. At least a portion of the capacitor construction is within the opening.

In yet another aspect, the invention encompasses a DRAM forming method. A pair of wordlines are formed over a substrate. Three nodes are defined proximate the wordlines. The three nodes comprise a first node, second node and third node. The second node is in gated electrical connection with the first node through one of the wordlines and in gated electrical connection with the third node through

1 the other of the wordlines. An etch stop is formed proximate the  
2 wordlines. The etch stop comprises carbon. An insulative layer is  
3 formed over the etch stop. A first, second and third opening are  
4 formed to extend through the insulative layer. The forming the first  
5 second and third openings comprises etching through the insulative layer  
6 to the etch stop. A first capacitor construction is formed in electrical  
7 connection with the first node, a second capacitor construction is formed  
8 in electrical connection with the third node, and a bit line contact is  
9 formed in electrical connection with the second node.

10 In other aspects, the invention includes semiconductive material  
11 assemblies, capacitor constructions and DRAM constructions.  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23

## **BRIEF DESCRIPTION OF THE DRAWINGS**

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a fragmentary, diagrammatic, cross-sectional view of a semiconductive wafer fragment comprising a prior art DRAM assembly.

Fig. 2 is a fragmentary, cross-sectional, diagrammatic view of a semiconductive wafer fragment at a preliminary prior art processing step in forming the DRAM construction of Fig. 1.

Fig. 3 is a view of the Fig. 2 wafer fragment at a processing step subsequent to that of Fig. 2.

Fig. 4 is a view of the Fig. 2 wafer fragment at a processing step subsequent to that of Fig. 2 and alternative to the idealized processing step of Fig. 3.

Fig. 5 is a diagrammatic, cross-sectional, fragmentary view of a semiconductor wafer fragment processed according to a method of the present invention.

Fig. 6 is a view of the Fig. 5 wafer fragment at a processing step subsequent to that of Fig. 5.

Fig. 7 is a view of the Fig. 5 wafer fragment at a processing step subsequent to that of Fig. 6.

Fig. 8 is a diagrammatic, cross-sectional view of a semiconductor wafer fragment processed according to a second embodiment method of the present invention.

1        Fig. 9 is a view of the Fig. 8 wafer fragment at a processing step  
2 subsequent to that of Fig. 8.

3        Fig. 10 is a scanning electron micrograph of a prior art  
4 semiconductor wafer fragment that has been subjected to an etching  
5 condition.

6        Fig. 11 is a scanning electron micrograph of a semiconductor  
7 wafer fragment encompassed by the present invention that has been  
8 subjected to the same etching condition as the Fig. 10 wafer fragment.  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

The present invention encompasses methods of providing carbon within a material to decrease an etch rate of the material. For instance, the present invention encompasses methods of incorporating carbon within a material to decrease an etch rate of the material as it is subjected to an anisotropic dry etching process. In a specific embodiment, the carbon can be provided within a first material to increase a selectivity of an etch of a second material relative to the first material. Exemplary materials within which carbon can be provided are silicon nitride and silicon oxide (such as, for example silicon dioxide or BPSG).

The carbon can be introduced in the form of a carbon-containing gas provided as a precursor during chemical vapor deposition (CVD) of the material within which carbon is desired. Such carbon-containing gas can comprise, for example, one or more of tetraethylorthosilicate (TEOS), bis-(tertiary butyl amino)silane (BTBAS), methane, carbon dioxide, or carbon tetrachloride. In an exemplary application wherein carbon is incorporated into silicon nitride, the silicon nitride can be formed by chemical vapor deposition utilizing dichlorosilane and ammonia, at a temperature of from about 300°C to about 750°C and

1 a pressure of from about 50 mTorr to about 2 Torr, and in the  
2 presence of an above-discussed carbon-containing gas. In alternative  
3 embodiments of the invention, the carbon can be introduced into a  
4 material as a carbon implant.

5 In embodiments in which carbon is incorporated into an insulative  
6 material, it is preferably incorporated in an amount of from about 2%  
7 to about 20% (by weight), with from about 10% to about 15% being  
8 more preferred, and about 10% being yet more preferred. If more than  
9 20% carbon is incorporated into an insulative material, the carbon can  
10 degrade insulative properties of the material by forming "leaky holes"  
11 extending through the material.

12 In materials comprising silicon, such as, for example, silicon  
13 nitride and silicon oxide, the incorporated carbon can be in the form  
14 of silicon carbide (SiC). However, it is noted that this disclosure is to  
15 be limited only by the claims that follow, and not by any particular  
16 form of incorporated carbon, except to the extent that such is expressly  
17 identified in a claim.

18 The incorporation of carbon into a material can reduce an etch  
19 rate of the material by a factor of five or more. In an exemplary  
20 application wherein an etch method has a selectivity for silicon oxide  
21 relative to silicon nitride of about 2:1 without carbon in the silicon  
22 nitride, incorporation of carbon into the nitride layer can increase the  
23 selectivity to at least about 10:1. The increase in selectivity occurs

1 through a decrease in the etch rate of silicon nitride. Specifically, prior  
2 art methods selective for silicon oxide relative to silicon nitride generally  
3 will etch silicon nitride at a rate of at least 10Å per second. In  
4 contrast, incorporation of carbon into the silicon nitride in accordance  
5 with the present invention can decrease the etch rate of the silicon  
6 nitride to less than or equal to about 5Å per second while using an  
7 otherwise identical selective etch process as the prior art. In preferred  
8 exemplary applications, the present invention can decrease the etch rate  
9 of the silicon nitride to less than or equal to about 2Å per second, and  
10 in more preferred exemplary applications to about 1.8Å per second.

11 While this disclosure is not to be limited to any particular  
12 mechanism except to the extent that such is recited in the claims, it is  
13 noted that a possible mechanism by which the incorporation of the  
14 carbon species can increase process selectivity is to increase an  
15 activation energy required by an etching process.

16 An advantage of the relatively high activation energy films of the  
17 present invention relative to the lower activation energy films of the  
18 prior art is that lower activation energy films generally require more  
19 selective processes than do higher activation energy films. As processing  
20 conditions become more highly selective, the processing conditions tend  
21 become less stable. Accordingly, since the carbon incorporation of the  
22 present invention can enable less selective processing conditions to be  
23 utilized to accomplish similar results as obtained in the prior art



1 utilizing more highly selective processing conditions, the present  
2 invention can enable more robust processing conditions to be utilized  
3 than were utilized in the prior art. Also, the present invention can  
4 increase a "process window", to further increase stability of processing  
5 conditions. In other words, the carbon incorporation of the present  
6 invention can enable a selective process to occur across a broader range  
7 of conditions than such process would occur across utilizing prior art  
8 methods.

9 Another advantage of the increased etch selectivity that can be  
10 accomplished by methods of the present invention is that it can enable  
11 etch stop layers to be made thinner. Specifically, a silicon nitride etch  
12 stop layer 32 of Figs. 1-3 is typically formed to a thickness of at least  
13 about 2,000 Angstroms. A reason for the thickness of layer 32 is to  
14 compensate for over-etching of the nitride layer 32 that may occur in  
15 a selective oxide etch. The enhanced selectivity that can be  
16 accomplished by methods of the present invention can enable such  
17 thickness to be reduced to less than or equal to about 500 Angstroms  
18 without increasing a risk of over-etch. Reduction of the thickness of  
19 layer 32 can provide additional room for capacitor constructions (such  
20 as constructions 36 and 38 of Fig. 1) in a DRAM structure, enabling  
21 more charge to be stored over a given area of semiconductor wafer real  
22 estate than is achievable by the prior art method described above with  
23 reference to Figs. 1-3.

1           A method of the present invention is described with reference to  
2       Figs. 5-7. Referring to Fig. 5, a semiconductive wafer fragment 100  
3       comprises a substrate 112 having wordlines 120 and 122 formed  
4       thereover. Spacers 128 and 130 extend along sidewalls of wordlines 120  
5       and 122, respectively. Substrate 112, wordlines 120 and 122, and  
6       spacers 128 and 130 can comprise constructions identical to those  
7       discussed above for substrate 12, wordlines 20 and 22, and spacers 28  
8       and 30 of the prior art. Node locations 114, 116 and 118 are provided  
9       between the wordlines and can comprise constructions identical to those  
10       discussed above regarding node locations 14, 16, and 18 of the prior  
11       art.

12           An etch stop layer 132 is formed over substrate 112 and over  
13       wordlines 120 and 122. In accordance with an aspect of the present  
14       invention etch stop layer 132 has carbon incorporated therein. Etch  
15       stop layer 132 can comprise, for example, silicon oxide or silicon nitride,  
16       and can consist essentially of silicon, nitrogen and carbon, or can  
17       consist essential of silicon, oxygen and carbon. For purposes of the  
18       discussion that follows, etch stop layer 132 will be referred to as a  
19       silicon nitride layer. Portions 115 of nitride layer 132 extend along  
20       sidewall spacers 128 and 130. Silicon nitride layer 132 can be formed  
21       to a thickness of less than or equal to about 500Å, and can be formed  
22       by, for example, chemical vapor deposition of silicon nitride in the  
23       presence of BTBAS. Specifically, silicon nitride layer 132 can be

1 deposited in a chemical vapor deposition reactor having a pressure of  
2 from about 50 mTorr to about 10 Torr, a temperature of from about  
3 575°C to about 750°C, a flow rate of SiH<sub>4</sub> of from about 0 to about  
4 500 sccm, a flow rate of NH<sub>3</sub> of from about 0 to about 2000 sccm,  
5 and a flow rate of BTBAS of from about 0 to about 500 sccm, to form  
6 silicon nitride layer 132 having from about 2% to about 20% carbon  
7 incorporated (by weight).

8 Referring to Fig. 6, a layer of BPSG 134 is formed over silicon  
9 nitride layer 132 and an opening 162 is etched into BPSG layer 134 to  
10 stop at silicon nitride layer 132. Sides of opening 162 are aligned with  
11 portions 115 of nitride layer 132 that extend along sidewall spacers 128  
12 and 130. BPSG layer 134 and opening 162 can be formed by methods  
13 discussed above with reference to Figs. 2 and 3 in the background  
14 section of this disclosure. The carbon incorporated within silicon nitride  
15 layer 132 can provide a selectivity of the etch of BPSG material of  
16 layer 134 relative to the silicon nitride material of layer 132 to greater  
17 than 5:1, and preferably to greater than 10:1. Such selectivity can  
18 decrease a risk of the over-etch problems illustrated in Fig. 4 of the  
19 background section of this disclosure relative to the risk that exists with  
20 prior art methods. The decreased risk of over-etch problems  
21 accomplished by carbon incorporation within silicon nitride layer 132  
22 enables layer 132 to be formed thinner than the etch stop layer 32  
23 utilized in the prior art constructions of Figs. 1-3. Accordingly, there

1 can be more space above layer 132 for circuit constructions. Also, the  
2 incorporation of carbon within layer 132 enables etch selectivity to be  
3 obtained even if layer 134 is very thin before the etch. Specifically,  
4 layer 134 can be less than 1.3 microns thick before the etch and etch  
5 selectivity can still be obtained.

6 After the selective etch to expose nitride layer 132, further  
7 processing can be utilized to extend opening 162 to node 116. Such  
8 further processing can include a silicon nitride etch, such as, for  
9 example, hot phosphoric acid.

10 Subsequently, a bit line contact similar to the bit line contact 46  
11 of prior art Fig. 1 can be formed within opening 162. Also, further  
12 processing can be conducted to form capacitor constructions similar to  
13 constructions 36 and 38 of prior art Fig. 1 to complete a DRAM  
14 structure from the construction of Fig. 6. Such DRAM structure is  
15 shown in Fig. 7, with components analogous to those of Fig. 1 labeled  
16 with integers 100 units larger than the integers utilized in Fig. 1. The  
17 DRAM structure of Fig. 7 comprises capacitor constructions 136  
18 and 138. Such constructions comprise storage node layers 140, dielectric  
19 layers 142 and second electrodes 144. Capacitor constructions 136  
20 and 138 can be larger than capacitor constructions 36 and 38 of Fig. 1,  
21 even though the DRAM construction of Fig. 8 occupies a same amount  
22 of wafer real estate as the DRAM construction of Fig. 1, due to  
23

1 increased area available by silicon nitride layer 132 being thinner than  
2 prior art silicon nitride layer 32 of Fig. 1.

3 Another embodiment of the present invention is described with  
4 reference to Figs. 8 and 9. Such embodiment comprises forming carbon  
5 within sidewall spacers to decrease an etch rate of the spacers relative  
6 to an overlying insulative layer. Referring to Fig. 8, a semiconductive  
7 wafer 200 comprises a substrate 212 and overlying wordlines 220  
8 and 222. Node locations 214, 216 and 218 are between wordlines 220  
9 and 222. Substrate 212, wordlines 220 and 222, and node  
10 locations 214, 216 and 218 can comprise constructions discussed in the  
11 background section of this embodiment for prior art substrate 12,  
12 wordlines 20 and 22, and node locations 14, 16, and 18, respectively.

13 Sidewall spacers 228 and 230 extend along sidewalls of  
14 wordlines 220 and 222, respectively. Spacers 228 and 230 comprise a  
15 material having carbon incorporated therein, and can comprise, for  
16 example, silicon nitride or silicon dioxide having carbon incorporated  
17 therein. Spacers 228 and 230 can also consist essentially of carbon and  
18 either silicon nitride or silicon oxide. Exemplary spacers 228 and 230  
19 comprise silicon dioxide with carbon incorporated therein to a  
20 concentration of from about 2% to about 20% (by weight). Such  
21 spacers can be formed by, for example, chemical vapor deposition  
22 utilizing bis(tertiary butyl amino) silane and  $\text{NH}_3$ .

1           An insulative material 234 is formed over wordlines 220 and 222,  
2           and over spacers 228 and 230. Layer 234 can comprise, for example,  
3           BPSG. A difference between the construction of Fig. 8 and the prior  
4           art constructions of Figs. 1-3 (discussed in the background section of  
5           this disclosure) is that the construction of Fig. 8 does not have an etch  
6           stop layer (shown as layer 32 in Figs. 1-3) provided over wordlines 220  
7           and 222.

8           An opening 262 is etched through layer 234 and to substrate 212.  
9           The opening is aligned relative to sidewalls 228 and 230 proximate  
10          substrate 212. In a particular aspect of the present invention, insulative  
11          layer 234 comprises BPSG and sidewalls 228 and 230 comprise silicon  
12          dioxide. In this aspect of the invention, a first silicon oxide layer  
13          (BPSG layer 234) is etched selectively relative to a second silicon oxide  
14          layer (the layer of one or both of spacers 228 and 230) by virtue of  
15          carbon incorporation into the second silicon oxide layer.

16          Referring to Fig. 9, wafer fragment 200 can be processed  
17          according to methods similar to those discussed above with reference to  
18          Fig. 1 in the background section of the first invention to produce a  
19          DRAM construction. The DRAM construction of Fig. 9 is labeled  
20          similarly to that of Fig. 1, with components analogous to those of  
21          Fig. 1 labeled with integers 200 units larger than the integers utilized  
22          in Fig. 1.

1       The DRAM construction of Fig. 9 comprises capacitors 236  
2       and 238. Capacitors 236 and 238 can be larger than the capacitors 36  
3       and 38 of Fig. 1, even though the DRAM construction of Fig. 8  
4       occupies a same amount of wafer real estate as the DRAM construction  
5       of Fig. 1, due to the elimination of an etch stop layer (the etch stop  
6       layer 32 of Fig. 1).

7       Further, even if an etch stop layer is present, sidewall spacers 128  
8       and 130 can be thinner than prior art spacers 28 and 30 (Fig. 1) to  
9       provide additional room for capacitor constructions. Specifically, a  
10      function of the prior art sidewall spacers 28 and 30 can be to provide  
11      a barrier in the event that protective layer 32 is etched through during  
12      processing to form opening 62 (Fig. 2). As the sidewall spacers 228  
13      and 230 are more resistant to etch than prior art sidewall spacers 28  
14      and 30, sidewall spacers 228 and 230 can be formed thinner than prior  
15      art sidewall spacers 28 and 30 and still form an effective barrier against  
16      etchthrough. For instance, prior art sidewall spacers 28 and 30 would  
17      typically be formed to a thickness of at least about 900Å (the  
18      "thickness" being defined as an amount by which the spacers extend  
19      outwardly (horizontally in Fig. 1) from the sidewalls of the wordlines),  
20      and sidewall spacers 228 and 230 can be formed to a thickness of less  
21      than or equal to about 500Å. The thinner sidewall spacers 228 and 230  
22      can provide additional room for capacitor constructions 236 and 236  
23

1 relative to the room available for capacitor constructions 36 and 38 of  
2 Fig. 1.

3 Figs. 10 and 11 are scanning electron micrographs comparing a  
4 prior art semiconductor wafer fragment (Fig. 10) and a present invention  
5 semiconductor wafer fragment (Fig. 11) subjected to identical etching  
6 conditions. Specifically, Fig. 10 illustrates a wafer fragment comprising  
7 a sidewall spacer of silicon dioxide and having less than 2% carbon  
8 incorporated therein. In contrast, Fig. 11 illustrates a semiconductive  
9 wafer fragment comprising a sidewall spacer having greater than 2%  
10 carbon incorporated therein (specifically about 10%). As can be seen  
11 in comparing Figs. 10 and 11, the method of the present invention has  
12 significantly reduced etching into the sidewall spacer. In fact, no  
13 etching is apparent in the Fig. 11 semiconductive wafer processed  
14 according to a method of the present invention, whereas significant  
15 sidewall etching is apparent in the prior art Fig. 10 semiconductive  
16 wafer fragment.

17 In compliance with the statute, the invention has been described  
18 in language more or less specific as to structural and methodical  
19 features. It is to be understood, however, that the invention is not  
20 limited to the specific features shown and described, since the means  
21 herein disclosed comprise preferred forms of putting the invention into  
22 effect. The invention is, therefore, claimed in any of its forms or  
23



1 modifications within the proper scope of the appended claims  
2 appropriately interpreted in accordance with the doctrine of equivalents.  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23